

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (currently amended) An operational amplifier for use in a switched capacitor circuit, the operational amplifier comprising:
 - a. a grounded source operational amplifier circuit; and
 - b. a dynamic current switching circuit coupled to the grounded source operational amplifier circuit,wherein the dynamic current switching circuit is configured to reduce power dissipation in the operational amplifier circuit.
2. (currently amended) The operational amplifier according to claim 1, wherein the grounded source operational amplifier circuit includes:
 - a. a main amplifier core circuit; and
 - b. a biasing circuit.
3. (currently amended) The operational amplifier according to claim 2 1, further comprising an upper gain enhancement circuit including a first PMOS cascode, a second PMOS cascode and an AUXP operational amplifier, wherein the upper gain enhancement circuit maintains an upper gain bias voltage across a first PMOS current ~~sources~~ source and a second PMOS current source.
4. (currently amended) The operational amplifier according to claim 3, wherein the upper gain bias voltage is about 500mV.
5. (currently amended) The operational amplifier according to claim 2 1, further comprising a lower gain enhancement circuit including a first NMOS cascode, a second NMOS cascode and an AUXN operational amplifier, wherein the lower gain enhancement circuit maintains a lower gain bias voltage across a main input pair.
6. (currently amended) The operational amplifier according to claim 5, wherein the lower gain bias voltage is about 400mV.

- 1 7. (currently amended) The operational amplifier according to claim 2 1, wherein the
2 dynamic current switching circuit includes:
3 a. a main mirror diode;
4 b. a main fixed current source;
5 c. a first current switch; and
6 d. a second current switch.
- 1 8. (currently amended) The operational amplifier according to claim 7 2, further comprising
2 a first main leg and a second main leg in a branch of the main amplifier core circuit,
3 wherein the first main leg and the second main leg are configured such that an input pair
4 bias current and an output pair bias current flow in the branch.
- 1 9. (original) The operational amplifier according to claim 8, wherein when the operational
2 amplifier circuit is in a reset state, an input signal is high, and the second current switch
3 directs a reset current through its drain, thereby allowing none of the reset current to flow
4 through the main mirror diode and through each of the first main leg and the second main
5 leg.
- 1 10. (currently amended) The operational amplifier according to claim 9, wherein the reset
2 current flowing through each of the first main leg and the second main leg is about
3 250uA.
- 1 11. (currently amended) The operational amplifier according to claim 8, wherein when the
2 operational amplifier circuit is in an amplification state[[],] and the input signal is low,
3 and then the second current switch is off, thereby allowing an amplification current to
4 flow through the main mirrored diode, the first current switch, the second current switch,
5 and each of the first main leg and the second main leg.
- 1 12. (currently amended) The operational amplifier according to claim 11, wherein the
2 amplification current flowing through each of the first main leg and the second main leg
3 is about 1.2mA.

1 13. (currently amended) The operational amplifier according to claim 2, wherein a common
2 mode output voltage is ~~set to~~ about 1.5V.

1 14. (currently amended) The operational amplifier according to claim 2, wherein a common
2 mode input voltage is ~~set to~~ about 1.1V.

1 15. (currently amended) An operational amplifier for use in a switched capacitor circuit, the
2 operational amplifier comprising:

3 a. a main amplifier core circuit including:

4 a first main leg and a second main leg in a branch of the main amplifier
5 core circuit, wherein the first main leg and the second main leg are
6 configured such that an input pair bias current and an output pair bias
7 current flow in the branch, ~~further wherein the main amplifier core circuit~~
8 ~~includes:~~

9 i. an upper gain enhancement circuit including a first PMOS cascode, a
10 second PMOS cascode, and an AUXP operational amplifier, wherein the
11 upper gain enhancement circuit maintains an upper gain bias voltage
12 across a first PMOS current sources and a second PMOS current
13 source,[[;]] and

14 ii. a lower gain enhancement circuit including a first NMOS cascode, a
15 second NMOS cascode, and an AUXN operational amplifier, wherein the
16 lower gain enhancement circuit maintains a lower gain bias voltage across
17 a main input pair[[,]];

18 b. a biasing circuit; and

19 c. a dynamic current switching circuit coupled to the ~~grounded source operational~~
20 main amplifier core circuit,

21 wherein the dynamic current switching circuit is configured to reduce power dissipation
22 in the operational amplifier circuit.

1 16. (currently amended) The operational amplifier according to claim 15, wherein the upper
2 gain bias voltage is about 500mV.

- 1 17. (currently amended) The operational amplifier according to claim 15, wherein the lower
2 gain bias voltage is about 400mV.
- 1 18. (currently amended) The operational amplifier according to claim 15, wherein the
2 dynamic current switching circuit includes:
3 a. a main mirror diode;
4 b. a main fixed current source;
5 c. a first current switch; and
6 d. a second current switch.
- 1 19. (currently amended) The operational amplifier according to claim 18, wherein when the
2 operational amplifier circuit is in a reset state[[,]] and an input signal is high, and then the
3 second current switch directs a reset current through its drain, thereby allowing none of
4 the reset current to flow through the main mirror diode, ~~and through each of~~ the first main
5 leg and the second main leg.
- 1 20. (currently amended) The operational amplifier according to claim 19, wherein the reset
2 current flowing through each of the first main leg and the second main leg is about
3 250uA.
- 1 21. (currently amended) The operational amplifier according to claim 18, wherein when the
2 operational amplifier circuit is in an amplification state[[,]] and the input signal is low,
3 and then the second current switch is off, thereby allowing an amplification current to
4 flow through the main mirrored diode, the first current switch, the second current switch,
5 ~~and each of~~ the first main leg and the second main leg.
- 1 22. (currently amended) The operational amplifier according to claim 21, wherein the
2 amplification current flowing through each of the first main leg and the second main leg
3 is about 1.2mA.
- 1 23. (currently amended) The operational amplifier according to claim 15, wherein a common
2 mode output voltage is ~~set to~~ about 1.5V.

1 24. (currently amended) The operational amplifier according to claim 15, wherein a common
2 mode input voltage is ~~set to~~ about 1.1V.

1 25. (currently amended) An operational amplifier for use in a switched capacitor circuit, the
2 operational amplifier comprising:

3 a. a main amplifier core circuit including a first main leg and a second main leg in a
4 branch of the main amplifier core circuit;

5 b. a biasing circuit; and

6 c. a dynamic current switching circuit coupled to the ~~grounded source operational~~
7 main amplifier core circuit,

8 wherein the dynamic current switching circuit is configured to reduce power dissipation
9 in the operational amplifier circuit.

1 26. (currently amended) The operational amplifier according to claim 25, wherein the main
2 amplifier core circuit includes an upper gain enhancement circuit including a first PMOS
3 cascode, a second PMOS cascode, and an AUXP operational amplifier, further wherein
4 the upper gain enhancement circuit maintains an upper gain bias voltage across a first
5 PMOS current ~~sources~~ source and a second PMOS current source.

1 27. (currently amended) The operational amplifier according to claim 25, wherein the main
2 amplifier core circuit includes a lower gain enhancement circuit including a first NMOS
3 cascode, a second NMOS cascode, and an AUXN operational amplifier, further wherein
4 the lower gain enhancement circuit maintains a lower gain bias voltage across a main
5 input pair.

1 28. (currently amended) The operational amplifier according to claim 25, wherein the upper
2 gain bias voltage is about 500mV.

1 29. (currently amended) The operational amplifier according to claim 25, wherein the lower
2 gain bias voltage is about 400mV.

1 30. (currently amended) The operational amplifier according to claim 25, wherein the
2 dynamic current switching circuit includes:

- a. a main mirror diode;
- b. a main fixed current source;
- c. a first current switch; and
- d. a second current switch.

31. (currently amended) The operational amplifier according to claim 30, wherein when the operational amplifier circuit is in a reset state[[,]] and an input signal is high, ~~and then~~ the second current switch directs a reset current through its drain, thereby allowing none of the reset current to flow through the main mirror diode, ~~and through each of~~ the first main leg and the second main leg.

32. (currently amended) The operational amplifier according to claim 31, wherein the reset current flowing through each of the first main leg and the second main leg is about 250uA.

33. (currently amended) The operational amplifier according to claim 30, wherein when the operational amplifier circuit is in an amplification state[[,]] and the input signal is low, ~~and then~~ the second current switch is off, thereby allowing an amplification current to flow through the main mirrored diode, the first current switch, the second current switch, ~~and each of~~ the first main leg and the second main leg.

34. (currently amended) The operational amplifier according to claim 33, wherein the amplification current flowing through each of the first main leg and the second main leg is about 1.2mA.

35. (currently amended) The operational amplifier according to claim 25, wherein a common mode output voltage is ~~set to~~ about 1.5V.

36. (currently amended) The operational amplifier according to claim 25, wherein a common mode input voltage is ~~set to~~ about 1.1V.

- 1 37. (currently amended) A method of processing a signal in an operational amplifier, the
2 method comprising:
- 3 a. amplifying the signal with a main amplifier core circuit, the main amplifier core
4 circuit including a first main leg and a second main leg in a branch of the main
5 amplifier core circuit;
 - 6 b. biasing the signal with a biasing circuit; and
 - 7 c. reducing power dissipation with a dynamic current switching circuit coupled to
8 the ~~grounded source operational~~ main amplifier core circuit.
- 1 38. (currently amended) The method according to claim 37, wherein the main amplifier core
2 circuit includes an upper gain enhancement circuit including a first PMOS cascode, a
3 second PMOS cascode, and an AUXP operational amplifier, further wherein the upper
4 gain enhancement circuit maintains an upper gain bias voltage across a first PMOS
5 current ~~sources~~ source and a second PMOS current source.
- 1 39. (currently amended) The method according to claim 37, wherein the main amplifier core
2 circuit includes a lower gain enhancement circuit including a first NMOS cascode, a
3 second NMOS cascode, and an AUXN operational amplifier, further wherein the lower
4 gain enhancement circuit maintains a lower gain bias voltage across a main input pair.
- 1 40. (currently amended) The method according to claim 37, wherein the upper gain bias
2 voltage is about 500mV.
- 1 41. (currently amended) The method according to claim 37, wherein the lower gain bias
2 voltage is about 400mV.
- 1 42. (currently amended) The method according to claim 37, wherein the dynamic current
2 switching circuit includes:
- 3 a. a main mirror diode;
 - 4 b. a main fixed current source;
 - 5 c. a first current switch; and
 - 6 d. a second current switch.

- 1 43. (currently amended) The method according to claim 42, ~~wherein further comprising~~
2 ~~preventing reset current from flowing through the main mirror diode, the first main leg~~
3 ~~and the second main leg~~ when the operational amplifier circuit is in a reset state, an input
4 signal is high, and the second current switch directs a reset current through its drain;
5 ~~thereby allowing none of the reset current to flow through the main mirror diode and~~
6 ~~through each of the first main leg and the second main leg.~~
- 1 44. (currently amended) The method according to claim 43, wherein the reset current flowing
2 through each of the first main leg and the second main leg is about 250uA.
- 1 45. (currently amended) The method according to claim 42, wherein when the operational
2 amplifier circuit is in an amplification state[[,]] and the input signal is low, and then the
3 second current switch is off, thereby allowing an amplification current to flow through the
4 main mirrored diode, the first current switch, the second current switch, ~~and each of the~~
5 first main leg and the second main leg.
- 1 46. (currently amended) The method according to claim 45, wherein the amplification current
2 flowing through each of the first main leg and the second main leg is about 1.2mA.
- 1 47. (currently amended) The method according to claim 37, wherein a common mode output
2 voltage is ~~set to~~ about 1.5V.
- 1 48. (currently amended) The method according to claim 37, wherein a common mode input
2 voltage is ~~set to~~ about 1.1V.